

### Listing of Claims

This listing of claims replaces all prior versions and listings of claims in the application.

1           1.     (Previously presented) A system for generating amplitude matched, phase  
2 shifted signals, comprising:

3           a filter arrangement including a plurality of input and output nodes, a first set of input  
4 nodes arranged to receive an input signal, a second set of input nodes coupled to electrical  
5 ground, each output node configured to provide an associated vector that is offset in phase from a  
6 vector associated with each other output node;

7           a first peak detector arranged to receive a first pair of vectors from corresponding output  
8 nodes of the filter arrangement that are approximately  $180^\circ$  different in phase from each other,  
9 the first peak detector configured to generate a first peak signal;

10          a second peak detector arranged to receive a second pair of vectors from corresponding  
11 output nodes of the filter arrangement that are approximately  $180^\circ$  different in phase from each  
12 other and different from the first pair of vectors, the second peak detector configured to generate  
13 a second peak signal;

14          a comparator arranged to receive the first peak signal and the second peak signal and  
15 generate a feedback signal;

16          an adjustable element associated with each output node, the adjustable element  
17 configured to receive the feedback signal and in response to the feedback signal substantially  
18 equalize an amplitude of each vector associated with each output node;

19          an adder element arranged to receive the first pair of vectors and the second pair of  
20 vectors and configured to add respective vectors from the first and second pair of vectors each  
21 shifted in phase by approximately  $90^\circ$  from the other vector to generate corresponding adder  
22 outputs shifted in phase from the phase of the respective vectors from the first and second pair of  
23 vectors; and

24          a scaler configured to receive the vectors associated with each output node and attenuate  
25 the amplitude of each of the same to generate a set of scaler outputs that are substantially equal in  
26 magnitude to the adder outputs.

1           2.       (Previously presented)   The system of claim 1, wherein four output nodes are  
2 associated with the filter arrangement, each output node having an associated vector.

1           3.       (Previously presented)   The system of claim 2, wherein the adder element is  
2 configured to add the four vectors resulting in eight phase shifted vectors.

1           4.       (Previously presented)   The system of claim 3, wherein the scaler is configured  
2 to scale the amplitude of the four vectors resulting in eight amplitude matched phase shifted  
3 vectors.

1           5.       (Original)       The system of claim 4, wherein the adjustable element is an  
2 adjustable resistance.

1           6.       (Original)       The system of claim 5, wherein the adjustable resistance is a metal  
2 oxide semiconductor field effect transistor (MOSFET) adjustable resistance.

1           7.       (Original)       The system of claim 4, wherein the adjustable element is an  
2 adjustable capacitance.

1           8.       (Original)       The system of claim 7, wherein the adjustable capacitance is a  
2 varactor.

1           9.       (Previously presented)   A method for generating amplitude matched, phase  
2 shifted signals, comprising:

3           providing a plurality of vectors, each vector associated with a respective output node,  
4 each vector offset in phase from each other vector associated with each other output node;

5           applying an input signal at a subset of a set of input nodes;

6           generating a first peak signal responsive to a first pair of vectors that are approximately  
7 180° different in phase from each other;

8 generating a second peak signal responsive to a second pair of vectors different from the  
9 first pair of vectors, the second pair of vectors approximately  $180^\circ$  different in phase from each  
10 other;

11 generating a feedback signal responsive to the first peak signal and the second peak  
12 signal;

13 providing the feedback signal to a respective adjustable element associated with each  
14 input and output node;

15 adjusting each adjustable element using the feedback signal to substantially equalize an  
16 amplitude of each vector associated with each output node; and

17 applying each vector to an adder element and to a scaler, wherein an output of the adder  
18 element is substantially equal in amplitude to an output of the scaler.

1 10. (Previously presented) The method of claim 9, wherein the feedback signal is  
2 applied to a resistance to substantially equalize an amplitude of each vector associated with each  
3 output node.

1 11. (Previously presented) The method of claim 9, wherein the feedback signal is  
2 applied to a capacitance to substantially equalize an amplitude of each vector associated with  
3 each output node.

1 12. (Original) The method of claim 10, further comprising adjusting the  
2 resistance using a metal oxide semiconductor field effect transistor (MOSFET) adjustable  
3 resistance.

1 13.-14. (Canceled)

1 15. (Original) The method of claim 11, further comprising adjusting the  
2 capacitance using a varactor.

1 16.-17. (Canceled)

1           18. (Previously presented) A system for generating amplitude matched, phase  
2 shifted signals, comprising:

3           filter means including a plurality of input and output nodes, a first set of input nodes  
4 arranged to receive an input signal, a second set of input nodes coupled to electrical ground, the  
5 filter means for providing a plurality of associated vectors that are offset in phase from each other  
6 vector associated with each other output node;

7           means for generating a first peak signal responsive to a first pair of vectors that are  
8 approximately 180° different in phase from each other;

9           means for generating a second peak signal responsive to a second pair of vectors different  
10 from the first pair of vectors, the second pair of vectors approximately 180° different in phase  
11 from each other;

12           means for generating a feedback signal responsive to the first peak signal and the second  
13 peak signal;

14           means for providing the feedback signal to an adjustable element associated with each  
15 output node;

16           means for using the feedback signal to substantially equalize an amplitude of each vector  
17 associated with each output node;

18           means for applying each vector to an adder element; and

19           means for applying each vector to a scaler, wherein an output of the adder element is  
20 substantially equal in amplitude to an output of the scaler.

1           19. (Original) The system of claim 18, wherein the means for substantially  
2 equalizing an amplitude of each vector comprises adjustable resistance means.

1           20. (Original) The system of claim 18, wherein the means for substantially  
2 equalizing an amplitude of each vector comprises adjustable capacitance means.

1           21. (Original) The system of claim 19, wherein the adjustable resistance means  
2 comprises a metal oxide semiconductor field effect transistor (MOSFET) adjustable resistance.

22.-23. (Canceled)

24. (Previously presented) A system for generating amplitude matched, phase shifted signals, in a portable communication device, comprising:

a portable communication device including a transmitter and a receiver;

a synthesizer for providing a local oscillator signal;

a filter arrangement configured to operate on the local oscillator signal, the filter arrangement including a plurality of input and output nodes, a first set of input nodes arranged to receive the local oscillator signal, a second set of input nodes coupled to electrical ground, each output node configured to provide an associated vector that is offset in phase from a vector associated with each other output node;

a first peak detector arranged to receive a first pair of vectors from corresponding output nodes of the filter arrangement that are approximately  $180^\circ$  different in phase from each other, the first peak detector configured to generate a first peak signal;

a second peak detector arranged to receive a second pair of vectors from corresponding output nodes of the filter arrangement that are approximately  $180^\circ$  different in phase from each other and different from the first pair of vectors, the second peak detector configured to generate a second peak signal;

a comparator arranged to receive the first peak signal and the second peak signal and generate a feedback signal;

an adjustable element associated with each output node, the adjustable element configured to receive the feedback signal and in response to the feedback signal substantially equalize an amplitude of each vector associated with each output node;

an adder element arranged to receive the first pair of vectors and the second pair of vectors and configured to add respective vectors from the first and second pair of vectors wherein each respective vector is shifted in phase from the other to generate respective adder outputs shifted in phase from the phase of the first pair of vectors and the second pair of vectors; and

a scaler configured to receive the vectors associated with each output node and attenuate the amplitude of each of the same to generate a set of scaler outputs that are substantially equal in

28 magnitude to the adder outputs.

1 25. (Previously presented) The system of claim 24, wherein four output nodes are  
2 associated with the filter arrangement, each output node having an associated vector.

1 26.-27. (Canceled)

1 28. (Previously presented) The system of claim 24, wherein the adjustable element  
2 is an adjustable resistance.

1 29. (Original) The system of claim 28, wherein the adjustable resistance is a  
2 metal oxide semiconductor field effect transistor (MOSFET) adjustable resistance.

1 30. (Previously presented) The system of claim 24, wherein the adjustable element  
2 is an adjustable capacitance.

1 31. (Original) The system of claim 30, wherein the adjustable capacitance is a  
2 varactor.